SPECIFICATIONS FOR LIQUID CRYSTAL DISPLAY

PART NUMBER:

AGM2416B

DATE:

September 13, 2005

1 General Specifications

Item	Standard Value	Unit
Display Pattern		Dots
Color	□Mono. □Grayscale ☑_FSTN	
Module Dimension	92.0 X 71.8 X 2.0	mm
Viewing Area	67.0 X 46.8	mm
Active Area	62.38 X 42.38	mm
Character Size	1	mm
Character Pitch	1	mm
DOT Size	0.245 X 0.24	mm
DOT Pitch	0.265 X 0.26	mm
LCD Type	□TN, Positive □TN, Negative □HTN, Positive □HTN, Negative □STN, Yellow-Green □STN, Gray □STN, Blue ☑FSTN, Positive □FSTN, Negative □Color STN □FM LCD	
Polarizer Type	☑Transflective □Transmissive □Reflective □Anti-Glare	
View Direction	Ø6H □12H □	
LCD Controller & Driver	ST8016 & ST8024	
LCD Driving Method	1/160duty, 1/14bias	
Interface Type	□I ² C □4-wire Serial □3-wire Serial □6800 □8080 ☑4-bit □	
Backlight Type	1	
Backlight Color	/	
EL/CCFL Driver type	/	
DC-DC Converter	□Build-in ØExternal	
Operation Temperature (°C)	-10 ~ 60 (T _{OPL} - T _{OPH})	°C
Storage Temperature (°C)	-20 ~ 70 (T _{STL} T _{STH})	°C

3.1 Pin Description

Segment Pin


Pin No.	Symbol	Function Description							
1	VOL	Bias power supply pins for LCD drive voltage							
2	V12L	Normally use the bias voltages set by a resistor divider Ensure that voltages are set such that $V_{SS} \cdot \cdot V_5 < V_{43} < V_{12} < V_0$.							
3	V34L	V_{iL} and V_{iR} (i = 0,12, 43, 5) must connect to an external power supply, and							
4	V5L	supply regular voltage which is assigned by specification for each power pin							
5	VSS	Ground							
6	VSS								
7	VDD	Logic power supply							
8	VDD								
9	DBLKB	Use as contrast control, use PWM signal as input. Connect to V_{DD} for no contrast control.							
10	D0								
11	D1	Data bus							
12	D2								
13	D3								
14	XCK	Clock input pin for taking display data * Data is read at the falling edge of the clock pulse.							
15	DOFFB	Control input pin for output of non-select level The input signal is level-shifted from logic voltage level to LCD drive voltage level, and controls the LCD drive circuit. When set to Vss level "L", the LCD drive output pins (Y1-Y240) are set to level Vss. When set to "L", the contents of the line latch are reset, but the display data are read in the data latch regardless of the condition of DISPOFF. When the DISPOFF function is canceled, the driver outputs non-select level (V12 or V43), then outputs the contents of the data latch at the next falling edge of the LP. At that time, if DISPOFF removal time does not correspond to what is shown in AC characteristics, it can not output the reading data correctly. Table of truth values is shown in "TRUTH TABLE" in Functional Operations.							
16	LP	Latch pulse input pin for display data Data is latched at the falling edge of the clock pulse.							
17	FR	AC signal input pin for LCD drive waveform The input signal is level-shifted from logic voltage level to LCD drive voltage level, and controls the LCD drive circuit. Normally it inputs a frame inversion signal. The LCD drive output pins' output voltage levels can be set using the line latch output signal and the FR signal. Table of truth values is shown in "TRUTH TABLE" in Functional Operations.							
18	MD	Mode selection pin When set to Vsslevel "L", 8-bit parallel input mode is set. When set to Vpp level "H", 4-bit parallel input mode is set. Refer to "RELATIONSHIP BETWEEN THE DISPLAY DATA AND LCD DRIVE OUTPUT PINS" in Functional Operations.							
19	V5R	Bias power supply pins for LCD drive voltage							

20	V34R	Normally use the bias voltages set by a resistor divider
21	V12R	Ensure that voltages are set such that $V_{SS} \cdot V_5 < V_{43} < V_{12} < V_0$. V _i L and V _i R (i = 0,12, 43, 5) must connect to an external power supply, and
22	V0R	supply regular voltage which is assigned by specification for each power pin

Common Pin

Pin No.	Symbol	Function Description
23	VOL	Bias power supply pins for LCD drive voltage
24	V12L	Normally use the bias voltages set by a resistor divider.
25		Ensure that voltages are set such that Vss < V43 < V12 < V0.
	V34L	V_{iL} and V_{iR} (i = 0,12, 43) must connect to an external power supply, and
		supply regular voltage that is assigned by specification for each power pin.
26	VSS	
27	VSS	Ground
28	VSS	
29	VDD	
30	VDD	Logic power supply
31	VDD	
32	EIO2	Shift data input for shift register at common mode
33	D7	Dual mode data input at common mode
34		Control input pin for output of non-select level
		The input signal is level-shifted from logic voltage level to LCD drive voltage
		level, and controls the LCD drive circuit.
		When set to Vss level "L", the LCD drive output pins (Y1-Y160) are set to level
		Vss.
	DOFFB	When set to "Lit the contents of the shift register are reset to not reading
		data. When the /DISPOFF function is canceled, the driver outputs non-select
		level (V12 or V43), and the shift data is read at the next falling edge of the LP. At
		that time, if /DISPOFF removal time does not correspond to what is shown in
		AC characteristics, the shift data is not read correctly.
		Table of truth-values is shown in "TRUTH TABLE" in Functional Operations.
35	LP	Shift clock pulse input pin for bi-directional shift register
		* Data is shifted at the falling edge of the clock pulse.
36		AC signal input pin for LCD drive waveform
		The input signal is level-shifted from logic voltage level to LCD drive voltage
		level, and controls the LCD drive circuit.
	FR	Normally it inputs a frame inversion signal.
		The LCD drive output pins' output voltage levels can be set using the shift
		register output signal and the FR signal.
L		Table of truth-values is shown in "TRUTH TABLE" in Functional Operations.
37	V34R	Bias power supply pins for LCD drive voltage
38	V12R	Normally use the bias voltages set by a resistor divider.
39	100	Ensure that voltages are set such that $V_{SS} < V_{43} < V_{12} < V_0$.
	V0R	V_{iL} and V_{iR} (i = 0,12, 43) must connect to an external power supply, and
		supply regular voltage that is assigned by specification for each power pin.

3.2 Block Diagram



4. Electrical-optical Specifications

4.1 Absolute Maximum Ratings

PARAMETER SYMBOL APPLICABLE PINS		RATING	UNIT	NOTE	
Supply voltage (1)	Vod	VDD	-0.3 to +7.0	V	
	Vo	Vol, Vor	-0.3 to +45.0	V	1
Cupaly valtage (0)	V12	V12L, V12R	-0.3 to Vo + 0.3	V	1
Supply voltage (2)	V43	V43L, V43R	-0.3 to Vo + 0.3	V	1.2
	V5	Vsl, Vsr	-0.3 toVo+0.3	V	1,2
Input voltage	Vi	D17-DI₀, XCK, LP, L/R, FR, MD, S/C, EIO1, EIO2, DISPOFF, TEST1	-0.3 to Vpp + 0.3	v	
Storage temperature	Тѕтс		-45 to +125	°C	

NOTES:

1. TA = +25 °C

2. The maximum applicable voltage on any pin with respect to Vss (0 V).

Max. No Item Symbol Condition Min. Unit Тур. Ta=25°C Current (all SEG on) 15.0 30.0 • A 1 Т _ Ta=25°C 2 5.0 **Contrast Ratio** Cr 4.5 $V_{LCD} = 19.5V$ Ta=25°C 3 Vth 1.85 1.90 V Threshold voltage _ Ta=25°C V 4 Saturation voltage Vsat _ 2.05 2.10 Ta=25°C **Rise time** Tr 250 350 ms _ 5 Fall time Τf Ta=25°C 200 300 Response _ ms time On time Ta=25°C 300 450 TON ms _ 6 Off time Ta=25°C 250 350 TOFF ms _ • 4 7 6H 45 _ Deg. Cr = 2 8 • 2 25 12H Deg. _ Viewing Ta=25°C Angle 45 9 3H • 3 _ _ Deg. 10 9H • 4 45 Deg. _ _ Ta=25°C 32 11 64 128 Hz Frame frequency fм

4.2 Electrical-Optical Characteristics

4.3 Electrical Characteristics

No	Item	Symbol	Condition	Min.	Тур.	Max.	Unit
1	Supply Voltage for Logic	V _{DD} -V _{SS}	-	2.5	-	5.5	V
2	Supply Voltage for LCD Driver	V _{DD} -V _O (V _{LCD})	Ta=25 °C	19.3	19.5	19.7	V
3	Supply Current for Logic	I _{DD}	Ta=25 °C V _{DD} =5.0V	-	23	26	mA
4	Frame Frequency	f _M	Ta=25°C	-	80	-	Hz

5	Input High Voltage	V _{IH}	-	$0.8 X V_{DD}$	-	V_{DD}	V
6	Input Low Voltage	V _{IL}	-	GND	-	$0.2XV_{\text{DD}}$	V
7	Output High Voltage	V _{OH}	-	VDD-0.4	-	-	V
8	Output Low Voltage	V _{OL}	-	-	-	+0.4	V

4.3 Timming Characteristics

• Segment

(Segment Mode 1) (Vss = V5 = 0 V, VDD = +5.0±0.5 V, V0 = + 15.0 to +42.0 V, TOPR = -25 to +85 °C)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP.	MAX.	UNIT	NOTE
Shift clock period	twcк	tĸ,t⊧ ≤ 10ns	50			ns	1
Shift clock "H" pulse width	twcкн		15	ĺ		ns	
Shift clock "L" pulse width	twckL		15			ns	
Data setup time	tos		10			ns	3
Data hold time	toн		12			ns	
Latch pulse "H" pulse width	twilph	Ì	15		-	ns	
Shift clock rise to latch pulse rise time	tuo		0			ns	
Shift clock fall to latch pulse fall time	tsL		30	[ns	
Latch pulse rise to shift clock rise time	t⊾s		25			ns	
Latch pulse fall to shift clock fall time	tun		25	-		ns	2
Enable setup time	ts		10			ns)
Input signal rise time	tr				50	ns	2
Input signal fall time	tr				50	ns	2
DISPOFF removal time	tsp)	100	í.		ns	3
DISPOFF "L" pulse width	two.		1.2			μs	
Output delay time (1)	to	CL = 15 pF			30	ns	
Output delay time (2)	tpd1, tpd2	CL = 15 pF			1.2	μs	
Output delay time (3)	tроз	CL = 15 pF	-		1.2	μs	

NOTES:

1. Takes the cascade connection into consideration.

2. (twcк - twcкн - twcкL)/2 is maximum in the case of high speed operation.

(Segment Mode 2) (Vss = Vs = 0 V, Vpc = +3.0 to +4.5 V, Vo = + 15.0 to +42.0 V, Topr = -25 10+85 °C)

SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT	NOTE
twcк	tĸ,t⊧ ≤ 10ns	66	9		ns	1
twcкн		23			ns	
twokl		23	35		ns	
tos		15	2 31		ns	
toн		23	9		ns	
twlpн		30			ns	
tuo		0	. Co.	i.	ns	1
ts∟		50	2		ns	
tis		30	<i>2</i>		ns	
tuн		30			ns	
ts		15			ns	
tĸ			2	50	ns	2
t⊧			<i>a</i>	50	ns	2
tsp		100			ns	
two.	Landerson Marketter aus	1.2	35	i	μs	
to	CL = 15 pF	2		41	ns	
tpd1, tpd2	CL = 15 pF		9	1.2	μs	
ted3	CL = 15 pF			1.2	μs	
	twcк twcкн tbs tbн tbн tbн tb tsL tsL ts ts tr ts tr tso tvoL to tpD1, tpD2	twcк tr,tr ≤ 10ns twcкн twcкL tbs tbs tbH tbs tbH tbs tbLH tbs tLS tbs tLH ts tr tr tsD tvcL tbS tbs tLH ts tP tsD tP tsD tP tsD tVVDL CL = 15 pF tPD1, tPD2 CL = 15 pF	twcк tr, tr ≤ 10ns 66 twcкн 23 twcкL 23 tbs 15 tbH 23 twLPH 30 tLD 0 tsL 50 tLS 30 tLH 30 ts 15 tr 15 tr 15 tr 15 tp 15 tp 15 tp 15 tp 15 tp 15 tp 12 tp CL = 15 pF tpo1, tpo2 CL = 15 pF	twcк tr,tr ≤ 10ns 66 twcкн 23 tbs 15 tbs 15 tbH 23 twLPH 30 tLS 50 tLS 30 tLH 30 ts 15 tR 15 tR 15 tR 15 tp 100 twould the constraint of the const	twcκ tr, tr ≤ 10ns 66 twckH 23 1 twckL 23 1 tbs 15 1 tbs 15 1 tbH 23 1 tbH 23 1 tbH 23 1 tbH 23 1 tbH 0 1 tbD 0 1 tbL 50 1 ts 30 1 tr 30 1 tr 50 1 tr 50 1 ts 15 50 tso 100 1 tb CL = 15 pF 41 tbp1, tp2 CL = 15 pF 1.2	twcк tr,tr ≤ 10ns 66 ns twcкн 23 ns twcкL 23 ns tbs 15 ns tbr 23 ns tbs 15 ns tbr 23 ns tbr 23 ns tbr 23 ns tbr 0 ns tbr 30 ns tbl 0 ns tsL 50 ns ts 30 ns ts 30 ns ts 30 ns ts 50 ns ts 15 ns ts 15 ns tsD 100 ns twoL 1.2 µs tb CL = 15 pF 41 ns tbp1, tp02 CL = 15 pF 1.2 µs

NOTES:

1. Takes the cascade connection into consideration.

2. (twcк - twcкн - twcкL)/2 is maximum in the case of high speed operation.

5	Input High Voltage	V _{IH}	-	$0.8 X V_{DD}$	-	V_{DD}	V
6	Input Low Voltage	V _{IL}	-	GND	-	$0.2XV_{\text{DD}}$	V
7	Output High Voltage	V _{OH}	-	VDD-0.4	-	-	V
8	Output Low Voltage	V _{OL}	-	-	-	+0.4	V

4.3 Timming Characteristics

• Segment

(Segment Mode 1) (Vss = V5 = 0 V, VDD = +5.0±0.5 V, V0 = + 15.0 to +42.0 V, TOPR = -25 to +85 °C)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP.	MAX.	UNIT	NOTE
Shift clock period	twcк	tĸ,t⊧ ≤ 10ns	50			ns	1
Shift clock "H" pulse width	twcкн		15			ns	
Shift clock "L" pulse width	twckL		15			ns	
Data setup time	tos		10			ns	
Data hold time	toн		12			ns	
Latch pulse "H" pulse width	twiph		15	i.		ns	
Shift clock rise to latch pulse rise time	tuo		0			ns	
Shift clock fall to latch pulse fall time	ts∟		30			ns	
Latch pulse rise to shift clock rise time	tus		25			ns	
Latch pulse fall to shift clock fall time	tuн	j l	25	Í		ns	
Enable setup time	ts		10			ns	
Input signal rise time	tr		-	[50	ns	2
Input signal fall time	tr				50	ns	2
DISPOFF removal time	tsp		100			ns	
DISPOFF "L" pulse width	two.		1.2			μs	
Output delay time (1)	to	CL = 15 pF			30	ns	
Output delay time (2)	tpd1, tpd2	CL = 15 pF			1.2	μs	
Output delay time (3)	tроз	CL = 15 pF			1.2	μs	

NOTES:

1. Takes the cascade connection into consideration.

2. (twcк - twcкн - twcкL)/2 is maximum in the case of high speed operation.

(Segment Mode 2) (Vss = Vs = 0 V, Vpc = +3.0 to +4.5 V, Vo = + 15.0 to +42.0 V, Topr = -25 10+85 °C)

SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT	NOTE
twcк	tĸ,t⊧ ≤ 10ns	66	9		ns	1
twcкн		23			ns	
twokl		23	35		ns	
tos		15	2		ns	
toн		23	9		ns	
twiph		30			ns	
tuo		0	. Co.	i.	ns	1
ts∟		50	2		ns	
tis		30	<i>2</i>		ns	
tuн		30			ns	
ts		15			ns	
tĸ			2	50	ns	2
t⊧			<i>a</i>	50	ns	2
tsp		100			ns	
two.	Landerson Marketter aus	1.2	35	i	μs	
to	CL = 15 pF	2		41	ns	
tpd1, tpd2	CL = 15 pF		9	1.2	μs	
ted3	CL = 15 pF			1.2	μs	
	twcк twcкн tbs tbн tbн tbн tb tsL tsL ts ts tr ts tr tso tvoL to tpD1, tpD2	twcк tr,tr ≤ 10ns twcкн twcкL tbs tbs tbH tbs tbH tbs tbLH tbs tLS tbs tLH ts tr tr tsD tvcL tbS tbs tLH ts tP tsD tP tsD tP tsD tVVDL CL = 15 pF tPD1, tPD2 CL = 15 pF	twcк tr, tr ≤ 10ns 66 twcкн 23 twcкL 23 tbs 15 tbH 23 twLPH 30 tLD 0 tsL 50 tLS 30 tLH 30 ts 15 tr 15 tr 15 tr 15 tp 15 tp 15 tp 15 tp 15 tp 15 tp 12 tp CL = 15 pF tpo1, tpo2 CL = 15 pF	twcк tr,tr ≤ 10ns 66 twcкн 23 tbs 15 tbs 15 tbH 23 twLPH 30 tLS 50 tLS 30 tLH 30 ts 15 tR 15 tR 15 tR 15 tp 100 twould the constraint of the const	twcκ tr, tr ≤ 10ns 66 twckH 23 1 twckL 23 1 tbs 15 1 tbs 15 1 tbH 23 1 tbH 23 1 tbH 23 1 tbH 23 1 tbH 0 1 tbD 0 1 tbL 50 1 ts 30 1 tr 30 1 tr 50 1 tr 50 1 ts 15 50 tso 100 1 tb CL = 15 pF 41 tbp1, tp2 CL = 15 pF 1.2	twcк tr,tr ≤ 10ns 66 ns twcкн 23 ns twcкL 23 ns tbs 15 ns tbr 23 ns tbs 15 ns tbr 23 ns tbr 23 ns tbr 23 ns tbr 0 ns tbr 30 ns tbl 0 ns tsL 50 ns ts 30 ns ts 30 ns ts 30 ns ts 50 ns ts 15 ns ts 15 ns tsD 100 ns twoL 1.2 µs tb CL = 15 pF 41 ns tbp1, tp02 CL = 15 pF 1.2 µs

NOTES:

1. Takes the cascade connection into consideration.

2. (twcк - twcкн - twcкL)/2 is maximum in the case of high speed operation.


PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT	NOTE
Shift clock period	twcк	tr,tr ≤ 10ns	82			ns	1
Shift clock "H" pulse width	twcкн		28			ns	
Shift clock "L" pulse width	tworkL.		28	ĺ.		ns	2
Data setup time	tos		20			ns	
Data hold time	toн		23			ns	8
Latch pulse "H" pulse width	tw LPH		30			ns	
Shift clock rise to latch pulse rise time	tLD		0			ns	3
Shift clock fall to latch pulse fall time	ts∟		65			ns	2
Latch pulse rise to shift clock rise time	tus		30			ns	8
Latch pulse fall to shift clock fall time	tlн		30			ns	
Enable setup time	ts		15			ns	
Input signal rise time	tĸ				50	ns	2
Input signal fall time	tr		-		50	ns	2
DISPOFF removal time	tsp		100			ns	
DISPOFF "L" pulse width	two L		1.2	į.		μs	
Output delay time (1)	to	CL = 15 pF			57	ns)
Output delay time (2)	tpd1, tpd2	CL = 15 pF			1.2	μs	
Output delay time (3)	tроз	CL = 15 pF			1.2	μs	


(Segment Mode 3) (Vss = V5 = 0 V, VDD = +2.5 to +3.0 V, Vo = + 15.0 to +42.0 V, ToPR = -25 10+85 °C)

NOTES:

1. Takes the cascade connection into consideration.

2. (twck - twckh - twckL)/2 is maximum in the case of high speed operation.








Fig. 8 Timing Characteristics (3)

Common

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Shift clock period	(WLP	tr,tr ≤ 20ns	250			ns
Shift clock "H" pulse width	twLPH	VDD = +5.0± 0.5V	15			ns
		VDD = +2.5+ 4.5V	30			ns
Data setup time	tsu		30			ns
Data hold time	tн		50		j.	ns
Input signal rise time	tR				50	ns
Input signal fall time	t⊨				50	ns
DISPOFF removal time	tso		100			ns
DISPOFF "L" pulse width	twol		1.2			μs
Output delay time (1)	tou	CL = 15 pF			200	ns
Output delay time (2)	tpd1, t pd2	CL = 15 pF			1.2	μs
Output delay time (3)	t PD3	CL = 15 pF			1.2	μs

